Abstract-Based on test results and a procedure that can isolate threshold voltage degradation and mobility degradation from drain current degradation, we found that the log-log curves of mobility degradation show saturation with a change of slope from about 0.4 to smaller values at room temperature. Although both the mobility and threshold voltage degradations are more severe at 77 K than at 300 K for the same stress time, the temperature effect on the mobility degradation is larger than that on the threshold voltage degradation. In addition, the degradations of transistors with three different widths are compared after the stress tests at room and cryogenic temperatures, leading to the observation of degradation dependence on the transistor width. It is observed that the width dependence is more evident at 300 K, and the temperature plays a more significant role on the degradation for larger width transistors.
I. INTRODUCTION

E
LECTRICAL equipment operating at low temperature has drawn considerable attention over the last several decades because of the inherit performance improvements [1] - [3] . The liquid nitrogen range has commercial applications including large computer systems [2] . The work in this paper is motivated by the Long-Baseline Neutrino Experiment (LBNE) [4] , where the related integrated readout electronics will work inside a liquid argon chamber. Given that the liquid nitrogen temperature (77 K) is very close to the liquid argon temperature (89 K), inexpensive and easy to obtain, the experimenters have chosen to perform these tests in liquid nitrogen.
Although cryogenic operation improves transistor performance in criteria such as speed, thermal noise, leakage current, etc, hot-carrier degradation accelerates at the same time [1] , [4] . Hot-carrier induced damage leads to degradation of various transistor characteristics such as the shift of threshold voltage, the decrease of subthreshold slope, the reduction of transconManuscript received April 12, 2013 ductance and the degradation of drain current. These effects are directly related to the long term performance of electrical circuits. The ultimate goal of this work is the development of microelectronic circuits for use in high energy physics experiments in liquid argon. Consequently, the intermediate goal is the development of reliable circuits that can operate for a long time (> 20 years) at cryogenic temperatures. Finally, the immediate goal and the subject of this paper is an understanding of the effect of hot carriers on deep-submicron transistor performance especially at cryogenic temperatures. Section II is an introduction to our tests of the transistors and their parameters. In Section III, a procedure is presented to derive the threshold voltage degradation and the mobility degradation from the drain current degradation in the linear region. Then, based on this procedure, in Section IV, the threshold voltage degradation and mobility degradation are quantified by measuring the drain current of transistors biased in the linear region after each stress stage. Finally, the drain current degradations of transistors with three different widths are compared in Section V.
II. TEST TRANSISTORS AND TEST PARAMETERS
The test transistors were fabricated on the same wafer in a low power version of a 1.5 V, 0.13 μm bulk CMOS process with 2.3 nm effective gate oxide thickness, Lightly-Doped Drains (LDD) and Shallow Trench Isolation (STI). The MOSFET sizes available for testing are 80 μm/0.13 μm, 80 μm/0.5 μm, 2 μm/0.13 μm and 0.64 μm/0.13 μm.
The devices were stressed at drain voltages larger than nominal operation voltages and the drain stress voltages were deliberately chosen in order to observe detectable degradation within reasonable stressing time. The transistor gates were biased at half of the respective drain voltages [5] , [6] . A more detailed description of the chosen biasing in this paper is given in [5] . In brief, by our own testing, the dependence of peak substrate current is varying weakly with V GS around the peak. Thus, V GS = 0.5V DS is an adequate approximation of the most severe stressing condition in this case. Tests were performed at room temperature (300 K) and in liquid nitrogen temperature (77 K). For each kind of transistor, at least three of them were tested at different stress voltages. As the drain current can be easily measured and its degradation is related to the hot-electron-generated interface state density [7] , the drain current degradation is often used as the indicator of hot-carrier 1530-4388 © 2013 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. effect. Specifically, a drain current degradation in the linear region (V GS = V DD , V DS = 0.05 V or 0.1 V, and V DD is the power supply voltage) is the bias condition of choice for most experimenters because under these conditions the entire length of the channel, including the damaged region is in inversion [8] , [9] . Therefore, after each stress time step, the drain current I D versus V GS at V DS = 0.05 V was measured and the drain current degradation ΔI D /I D was examined. ΔI D is the drain current difference between a fresh device and a stressed device, which is
In addition, the threshold voltage degradation was also examined and the threshold voltage was extracted using the constant current method [10] .
III. PROCEDURE TO DISTINGUISH THRESHOLD VOLTAGE DEGRADATION AND MOBILITY DEGRADATION
Hot carriers can cause damage through various processes whose probability is given by the distribution of the attainable energy of hot carriers. The high energy carriers can generate interface states and even surmount the silicon-insulator barrier to enter the insulator [6] , [9] , which affects the threshold voltage V TH and the carrier mobility μ. By the following deduction, both the threshold voltage degradation and the mobility degradation would be visible through the drain current degradation. According to the formula for the drain current of NMOS transistors in the linear region,
the variation of drain current ΔI D can be expressed as a function of the threshold voltage variation ΔV TH and the mobility variation Δμ n , as showed by (2) Dividing (2) by (1), yields a formula (3) for the relative current change: This formula provides a basis for isolating the threshold voltage degradation (ΔV TH /(V GS − V TH − 0.5V DS )) and the mobility degradation (Δμ n /μ n ) which leads to a procedure that can be applied to investigate the degradation of transistors. First, after each stress time step, the drain current I D versus V GS is measured. Second, based on the measured I-V curve, the threshold voltage V TH is extracted through the constant current method [10] . In this way, both the drain current degradation and the threshold voltage degradation can be estimated. Finally, in substituting these two kinds of degradation to (3), the mobility degradation is obtained. Thus the respective contributions of the threshold voltage degradation and the mobility degradation from the drain current degradation of a transistor are obtained.
IV. SATURATION OF MOBILITY DEGRADATION
Based on the procedure proposed in Section III, the curves of the drain current degradation in the linear region, the threshold voltage degradation and the mobility degradation are plotted. Fig. 1 shows the degradation curves with stress time for 2 μm/ 0.13 μm transistors at room temperature (RT) and for the stress voltage of 2.6 V. Up to 10% of the drain current degradation and the threshold voltage degradation, both curves follow the classical power law format y = At n [5] - [9] , [9] , [11] (where A is a free fitting parameter that depends on stress voltage, t is stress time and n is a parameter containing information on the degradation mechanisms and may depend on the technology). However, at around 2000 seconds when the mobility degradation is 13%, the curve shows a departure from the classical law. There is a visible knee and the slope of the mobility degradation curve changes from 0.41 to 0.21 in a log-log scale. Fig. 2 shows the degradation curves with stress time for 80 μm/0.5 μm transistors at room temperature and for the stress voltage of 3.0 V. Degradation levels are smaller but at approximately 200 s, where the mobility degradation is less than 1%, the slope of the curve noticeably begins to change. Fig. 3(a) shows the mobility degradation curves with stress time for 0.64 μm/0.13 μm, 2.0 μm/0.13 μm, 80 μm/0.13 μm and 80 μm/0.5 μm transistors measured at room temperature. All the curves appear to have the tendency to saturate at room temperature, which implies that the degradation mechanism changes because the mobility is related to the interface-state density induced by hot carriers [12] . room temperature, the saturation tendency during the testing periods is not visible on any of the curves. Fig. 4 (a) and (b) show both the mobility and threshold voltage degradation curves at room temperature and in liquid nitrogen for the 80 μm/0.13 μm and the 80 μm/0.5 μm transistors, respectively. Both the mobility and threshold voltage degradations in liquid nitrogen are larger than that at room temperature for the same stress time. However, the relative magnitudes of the threshold voltage degradation and the mobility degradation, as extracted by the method introduced in Section III, are observed to be different depending on the operating temperatures. One way to study this is to fix the total current degradation at a certain point regardless of the stress time necessarily to reach that point. Table I fixes the total degradation at 5% and shows how much of that total current degradation is contributed by mobility degradation and threshold voltage degradation, respectively. Table II shows the same but at 10% of total current degradation. In both tables, contributions of the mobility degradation increase and contributions of the threshold voltage degradation decrease from the tests at room temperature to the tests in liquid nitrogen. In other words, there are always two components to the total current degradation, mobility degradation and threshold voltage degradation, regardless of the temperature. However, a transistor degrades its mobility more rapidly than its threshold voltage from the tests at room temperature to the tests in liquid nitrogen. This observation leads to the conclusion that the temperature effect on the mobility degradation is larger than that on the threshold voltage degradation.
V. THE DEGRADATION DEPENDENCE ON TRANSISTOR WIDTH
So far the existing analyses have been mainly focusing on the effect of the transistor length on degradation [6] - [9] , [11] , [13] . Only a few papers discuss the effect of width on transistor degradation [14] , [15] , but degradation at cryogenic temperature is not their focus. In this paper, we stressed transistors with the same length but different widths (0.64 μm/0.13 μm, 2 μm/0.13 μm and 80 μm/0.13 μm) at room temperature and in liquid nitrogen.
Figs. 5 and 6 show the drain current degradations in the linear region with stress time for transistors with three different widths at room temperature and in liquid nitrogen. Under both stress voltages (V DS = 2.4 V in Fig. 5 and V DS = 2.6 V in Fig. 6 ), the width indeed has effects on the device degradation at room temperature and in liquid nitrogen. The transistor with larger width (W = 80 μm) degrades more slowly when compared to transistors with smaller widths (W = 0.64 μm and 2 μm). However, the difference between W = 0.64 μm and W = 2 μm is insignificant, which implies that the degradation is a weak function of transistor width. Furthermore, the width effects are different at different temperatures. The width effect at room temperature is larger than that in liquid nitrogen regardless of whether the stress voltage is 2.4 V (Fig. 5 ) or 2.6 V (Fig. 6 ). For example, at room temperature, getting to the same percentage of degradation, such as 10% of ΔI D /I D , the time it takes is one order of magnitude longer for transistors of W = 80 μm than for transistors of W = 0.64 μm or W = 2 μm, while in liquid nitrogen the time is only approximately 5 times longer for W = 80 μm than that for W = 0.64 μm or W = 2 μm. In addition, as the Fig. 3 showed, the mobility degradations are also width dependent and the width effect at room temperature is larger than that in liquid nitrogen. Fig. 7 shows the normalized changes in current with stress time for transistors with three different widths at different stress voltages and at different temperatures. It is expected that the hot carrier degradation at low temperature is larger compared to the degradation at room temperature for the same stress time, and this is observed clearly for larger width transistors (W = 80 μm), as Fig. 7(a) shows. However, according to the test results, in up to 10% of the drain current degradation in The width dependence can be attributed to a non-uniform channel across the width [14] . A non-uniform channel results in non-uniform current density. As the well-known model showed, the number of interface states generated by the hot carriers is a function of the drain current [16] ; so this non-uniform current density may lead to non-uniform hot-carrier effects across the width of the device. For large and small width devices, these non-uniformities have different proportions, which give rise to the width dependence of degradation. In particular, in a technology with shallow trench isolation (STI), the electric field at the trench edge is enhanced [17] which introduces more severe hot-carrier effects. Hot carrier injection into the edge may not affect the entire channel for the wider devices while narrower devices would naturally experience this effect to a greater degree [5] .
VI. CONCLUSION
This paper introduces a procedure which can isolate both the threshold voltage degradation and the mobility degradation from the drain current degradation in the linear region. Based on this procedure, the saturation tendency of the mobility degradation is found in room temperature tests. It is observed that the temperature effect on the mobility degradation is larger than that on the threshold voltage degradation. Moreover, the drain current degradation for transistors with three different widths (0.64 μm/0.13 μm, 2 μm/0.13 μm and 80 μm/0.13 μm) are compared. The dependence of drain current degradation on the transistor width is observed. First, the width dependence is evident at room temperature but not so evident at liquid nitrogen temperature. Moreover, the temperature plays a more important role on the drain current degradation for larger width transistors (W = 80 μm) than on the smaller width transistors (W = 0.64 μm and 2 μm). Since 1988, he has been an Integrated Circuit Design Engineer with Fermi National Accelerator Laboratory, Batavia, IL, with the exception of four years from 1992 to 1996 when he was a Research Assistant with the Center for Quantum Devices, Northwestern University. His research interests include radiation-tolerant and single-event-effect tolerant circuit design and digital architectures.
Ping Gui received the B.S. and M.S. degrees in electrical engineering from Northwestern Polytechnical University, Xi'an, China, and the Ph.D. degree in electrical and computer engineering from the University of Delaware, Newark, DE, USA.
She is currently an Associate Professor of electrical engineering with Southern Methodist University, Dallas, TX, USA. Her research interests span analog, mixed-signal, and RF IC designs for a variety of applications, including high-speed communications, medical applications, autoradar, and circuits and systems for harsh and extreme environments.
